

In the Claims:

1 (cancelled)

5 2 (cancelled)

3 (re-presented, formerly dependent claim 3) A process for transmitting a packet having a header and variable length payload on a communications interface comprising the steps:

10 a first step of sending IDLE symbols until a synchronization time has passed;

a second step of sending said packet header, said header including a START symbol and TYPE field identifying the format of said payload including an FCS sequence;

15 a third step of sending said variable length payload;

a fourth step of sending a terminator including an END symbol indicating end of transmission of said packet;

a fifth step of sending IDLE symbols if next said packet is not ready to transmit, or returning to said second step if said next packet is ready to transmit;

where said header TYPE field includes one or more values which indicate that said variable length payload may vary in length from a minimum length to a maximum length;

where said TYPE field uniquely identifies said payload format, said format including Ethernet packets, native IP packets, ATM cells, and control packets;

~~the process of claim 2 wherein~~ and said header includes
5 declaration fields for BPDU, PRIORITY, VLAN_ID, and an application specific field.

~~2~~ 4(original) The process of claim ~~3~~ wherein said BPDU field is 1 bit in size.

10

~~3~~ 5(original) The process of claim ~~3~~ wherein said PRIORITY field is 3 bits in size.

15

~~4~~ 6(original) The process of claim ~~3~~ wherein said VLAN_ID field is 12 bits in size.

~~5~~ 7(original) The process of claim ~~3~~ wherein said application specific field is 32 bits in size.

20

~~6~~ 8(original) The process of claim ~~3~~ wherein said header comprises, in sequence, said START symbol, said BPDU field,

said TYPE field, said PRIORITY field, said VLAN_ID field,
and said application-specific field.

9(cancelled)

5 ¹⁰ (previously presented) A process for transmitting a
packet having a header and variable length payload on a
communications interface comprising the steps:

a first step of sending IDLE symbols until a
synchronization time has passed;

10 a second step of sending said packet header, said
header including a START symbol and TYPE field identifying
the format of said payload including an FCS sequence;

a third step of sending said variable length payload;

a fourth step of sending a terminator including an END
15 symbol indicating end of transmission of said packet;

a fifth step of sending IDLE symbols if next said
packet is not ready to transmit, or returning to said second
step if said next packet is ready to transmit;

wherein a plurality n of data lanes carry said header,
20 said payload, and said END symbol;

wherein said second step comprises transmitting said
header across said n data lanes until all said header
information has been sent;

said third step comprises transmitting said variable length payload, wherein during a final payload cycle, said payload ends on a data lane m;

for the case where $m < n$, said fourth step includes
5 sending on said final payload cycle said END symbol on lane $m+1$, and said IDLE symbol on any available data lanes $m+2$ through n ;

for the case where $m = n$, said fourth step comprises sending said END symbol on data lane 0, and said IDLE symbol
10 on data lane 1 through said data lane n .

6 ~~11~~ (original) The process of claim ~~10~~ where $n = 8$.

9 ~~12~~ (original) The process of claim ~~10~~ where $n = 4$.

15 10 ~~13~~ (original) The process of claim ~~10~~ where $n = 2$.

11 ~~14~~ (original) the process of claim ~~10~~ where $n = 1$, and

said second step comprises transmitting said header on
20 said data lane until all said header information has been sent;

said third step comprises transmitting said variable length payload on said data lane,

said fourth step comprises sending said END symbol on said data lane.

5

~~12/~~ 15(original) The process of claim ~~10~~⁷ wherein at least one said data lane comprises a serial electrical link.

10

~~13/~~ 16(original) The process of claim ~~10~~⁷ wherein at least one said data lane comprises a parallel electrical link.

~~14/~~ 17(original) The process of claim ~~10~~⁷ wherein at least one said data lane comprises one or more serial or parallel optical links.

15

~~15/~~ 18(original) The process of claim ~~10~~⁷ wherein said first step comprises the transmission of said IDLE symbols on all said n data lanes.

20

~~16/~~ 19(original) The process of claim ~~18~~¹⁵ wherein said IDLE symbols are transmitted across all said n data lanes when there is no said packet data available to transmit.

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

6

17/20(original) The process of claim 19 wherein successive
data lane cycles toggle successively between the states odd
and even.

5

18/21(original) The process of claim 20 wherein said IDLE
symbols transmitted comprise IDLE_ODD symbols during said
odd state, and IDLE_EVEN symbols during said even state.

10

22(cancelled)

23(cancelled)

15

19/24(previously presented) A communication interface
comprising n data lanes, said interface sequentially
transmitting a header distributed across a plurality of said
data lanes, a variable amount of payload data distributed
across a plurality of said n data lanes;

20

said header includes transmitting a START symbol on
first said data lane, and the transmission of said payload
data is followed by an END symbol on at least one said data
lane;

said payload data includes transmitting data across
said n data lanes up to data lane m, where $m \leq n$.

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

7

20/ 25(original) The communication interface of claim 19/ 24
wherein if said $m < n$, said END symbol is transmitted on
data lane $m+1$,

5

and if said $m=n$, said END symbol is transmitted on data
lane 0.

21/ 26(original) The communication interface of claim 20/ 25
10 wherein each said data lane is identified by the alternating
states of odd and even cycles.

22/ 27(original) The communication interface of claim 21/ 26
15 wherein said IDLE symbol is IDLE_EVEN during said even cycle
and IDLE_ODD during said odd cycle.

23/ 28(original) The communication interface of claim 22/ 27
20 wherein all said data lane 0 through data lane n transmit
IDLE_EVEN during said even cycles, and IDLE_ODD during said
odd cycles.

24/ 29(original) The communication interface of claim 23/ 28
where IDLE_EVEN or IDLE_ODD are transmitted after said END
symbol at least once during every interval $t_{elasticity}$.

25

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

8

25/30 (original) The communication interface of claim 29
where $t_{elasticity} = T_{transmit} * clk_offset$,

where

$T_{transmit}$ = time since last IDLE transmittal

5 $clk_offset = (maximum\ Transmit\ clock\ rate - minimum\ receive\ clock\ rate) / (minimum\ receive\ clock\ rate).$

26/31 (original) A transmit processor comprising:

a busy input;

10 a transmit buffer/controller accepting packet data comprising a header and a payload as input, arranging said packet data into a plurality n of data lanes, and delivering to each said data lane unencoded transmit data and a control signal, whereby when said control signal is asserted, said
15 unencoded transmit data includes at least one of the values START, END, IDLE, IDLE_BUSY and when said control signal is not asserted, said transmit data includes said packet data;

a plurality n of transmit encoders, each having an input and an output, each of said transmit encoder inputs
20 uniquely coupled to one of said transmit buffer/controller data lanes, said transmit encoder input comprising said unencoded transmit data and said control signal, said transmit encoder output producing a unique encoded output value for each said unencoded transmit data value when said
25 control signal is not asserted, and producing a unique

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

encoded output values for each unencoded transmit data
START, END, IDLE, and IDLE_BUSY when said control signal is
asserted;

a plurality n of transmit serializers, each having an
5 input uniquely coupled to one of said transmit encoder
outputs, said transmit serializers outputting a single
serial stream of data from said transmit serializer input;

wherein said transmit buffer/controller sends said
header by outputting on said first data lane the asserted
10 said control and said unencoded transmit data START, and
simultaneously outputs the remainder of said header on said
remaining data lanes accompanied by said unasserted control
signal for each said data lane,

thereafter and on each successive cycle said transmit
15 buffer/controller distributes said payload data on all said
data lanes and sends it to said transmit encoder with said
unasserted control signal accompanied by said payload data,
until unsent said payload data can not fully span said n
data lanes,

20 thereafter said transmit buffer/controller sends the
last said payload data on each said data lane with
associated said control signal unasserted, with following
said data lane having said control signal asserted
accompanied by said unencoded data END, and the remaining

said data lanes having said control signal asserted
accompanied by said unencoded data IDLE.

21/ 32(original) The transmit processor of claim 31 wherein
5 each said transmit cycle has the state odd or even, and said
IDLE comprises an IDLE_EVEN sent on said even cycles or an
IDLE_ODD sent on said odd cycle.

26/ 33(original) The transmit processor of claim 32 wherein
10 each successive transmit cycle alternates between odd or
even, said IDLE_EVEN is sent during even cycles, and
IDLE_ODD is sent during odd cycles.

29/ 34(original) The transmit processor of claim 32 wherein
15 said IDLE comprises an IDLE when said busy input is not
asserted, or a IDLE_BUSY when said busy input is asserted.

30/ 35(original) The transmit processor of claim 34 wherein
20 said IDLE comprises an IDLE_EVEN_BUSY during said even cycle
when said busy input is asserted, an IDLE_EVEN during said
even cycle when said busy input is not asserted, an
IDLE_ODD_BUSY during said odd cycle when said busy input is
asserted, and an IDLE_ODD during said odd cycle when said
busy is not asserted.

25

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

11

36 (original) The transmit processor of claim 30 wherein
said transmit encoder comprises an 8B/10B encoder.

37 (original) The transmit processor of claim 36 wherein
the number of said data lanes $n = 8$.

38 (original) The transmit processor of claim 36 wherein
the number of said data lanes $n = 4$.

39 (original) The transmit processor of claim 36 wherein
the number of said data lanes $n = 2$.

40 (original) The transmit processor of claim 36 wherein
the number of said data lanes $n = 1$.

41 (original) The transmit processor of claim 36 wherein
the 10B coding value for symbol START is K27.7.

42 (original) The transmit processor of claim 36 wherein
the 10B coding value for symbol END is K29.7.

43 (original) The transmit processor of claim 36 wherein
the 10B coding value for symbol IDLE_EVEN is K28.5.

39/ 44 (original) The transmit processor of claim 36 wherein
the 10B coding value for symbol IDLE_ODD is K23.7.

40/ 45 (original) The transmit processor of claim 36 wherein
5 the 10B coding value for symbol IDLE_EVEN_BUSY is K28.1.

41/ 46 (original) The transmit processor of claim 36 wherein
the 10B coding value for symbol IDLE_ODD_BUSY is K28.0.

10 42/ 47 (original) The transmit processor of claim 36 wherein
the 10B coding values for the symbols START, END, IDLE_EVEN,
IDLE_EVEN_BUSY, IDLE_ODD, and IDLE_ODD_BUSY have unique
values when compared to any coded 10B data value.

15 43/ 48 (original) The transmit processor of claim 42 wherein
the 10B coding values for the symbols START, END, IDLE_EVEN,
IDLE_EVEN_BUSY, IDLE_ODD, and IDLE_ODD_BUSY are separated by
hamming distance 2.

20 44/ 49 (original) A receive processor comprising:

a plurality n of receive deserializers each accepting
as input a serial stream of encoded data and outputting
deserialized encoded data;

a plurality n of receive decoders each uniquely coupled
25 to and accepting as input said deserialized encoded data and
Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

providing as output decoded data and decoded control signals, said decoded data including at least one of the values START, END, and IDLE when said control signal is asserted;

5 a receive buffer/controller for the formation of data packets, said buffer/controller having a plurality n of inputs, each uniquely coupled to said decoded data and said decoded control, said buffer/controller having a busy output and a data output, said receive buffer/controller awaiting
10 START on said first lane with associated control signal asserted, and storing a header on the remaining said data lanes when said START is received, and transferring to said data output all subsequent data while said control signal is unasserted for all said data lanes, and upon receipt of said
15 END accompanied by the assertion of said associated control signal on any data lane, transferring said decoded data to said data output all said received data up to but not including said data lane having said control signal END.

20 ~~45/~~50(original) The receive processor of claim ~~44/~~49 wherein said IDLE comprises the symbols IDLE_EVEN, IDLE_ODD, IDLE_EVEN_BUSY, and IDLE_EVEN_ODD.

~~46/~~51(original) The receive processor of claim ~~45/~~50
25 including a busy signal wherein the reception of
Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

IDLE_EVEN_BUSY or IDLE_ODD_BUSY causes said receive processor to assert said busy output.

47/ 52(original) The receive processor of claim 44/ 49 wherein
5 said receive decoder uses a 10B/8B decoding method for
converting said encoded data into said decoded data.

48/ 53(original) The receive processor of claim 47/ 52 wherein
each receive deserializer achieves synchronization using the
10 symbols IDLE_EVEN and IDLE_ODD.

49/ 54(original) the receive processor of claim 47/ 52 wherein
the 10B coding value for symbol START is K27.7.

50/ 55(original) The receive processor of claim 47/ 52 wherein
15 the 10B coding value for symbol END is K29.7.

51/ 56(original) The receive processor of claim 47/ 52 wherein
the 10B coding value for symbol IDLE_EVEN is K28.5.

52/ 57(original) The receive processor of claim 47/ 52 wherein
20 the 10B coding value for symbol IDLE_ODD is K23.7.

53/ 58(original) The receive processor of claim 47/ 52 wherein
25 the 10B coding value for symbol IDLE_EVEN_BUSY is K28.1.

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

~~54~~ 59(original) The receive processor of claim ~~47~~ 52 wherein the 10B coding value for symbol IDLE_ODD_BUSY is K28.0.

5 ~~55~~ 60(original) The receive processor of claim ~~47~~ 52 wherein the 10B encoded values for the symbols START, END, IDLE_EVEN and IDLE_ODD have unique values when compared to any other encoded 10B data value.

10 ~~56~~ 61(original) The receive processor of claim ~~55~~ 60 wherein the 10B coding values for the symbols START, END, IDLE_EVEN, and IDLE_ODD are separated by hamming distance 2.

15 ~~57~~ 62(original) The receive processor of claim ~~44~~ 49 wherein the number of data lanes $n = 8$.

~~58~~ 63(original) The receive processor of claim ~~44~~ 49 wherein the number of data lanes $n = 4$.

20 ~~59~~ 64(original) The receive processor of claim ~~44~~ 49 wherein the number of data lanes $n = 2$.

~~60~~ 65(original) The receive processor of claim ~~44~~ 49 wherein
25 the number of data lanes $n = 1$.

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

16

66(cancelled)

67(cancelled)

5

~~68~~ (currently amended) A communications interface for sending or receiving a packet, said packet comprising, in sequence, a header, variable length payload, and a terminator;

10 said header including a START symbol and a TYPE field identifying the format of said payload;

said terminator including an END symbol;

wherein said START symbol is transmitted first,

followed by the remainder of said header, followed by said

15 variable length packet payload, followed by said terminator.

where said header TYPE field includes one or more

values which indicates that said variable length payload may vary in length from a minimum length to a maximum length;

wherein said TYPE field uniquely identifies said

20 payload format, said format including Ethernet packets, ATM cells, and control packets;

~~the interface of claim 67 wherein~~ and said header includes declaration fields for BPDU, PRIORITY, VLAN_ID, and an application specific field.

Amendment for: Multi-Function High Speed Network Interface by Bechtolsheim et al. s/n 09/339,963

Last saved 12/17/2003 4:58 PM

17

~~62~~ 69(original) The interface of claim ~~61~~ 68 wherein said
BPDU field is 1 bit in size.

5 ~~67~~ 70(original) The interface of claim ~~62~~ 69 wherein said
PRIORITY field is 3 bits in size.

~~64~~ 71(original) The interface of claim ~~63~~ 70 wherein said
VLAN_ID field is 12 bits in size.

10

~~65~~ 72(original) The interface of claim ~~64~~ 71 wherein said
application specific field is 32 bits in size.
